

FAULT PROCESSING SYSTEM

7M

Patent number: JP61101844
Publication date: 1986-05-20
Inventor: NEMOTO MASASHI
Applicant: NIPPON ELECTRIC CO
Classification:
- international: G06F15/16
- european: G06F11/22
Application number: JP19840223222 19841024
Priority number(s): JP19840223222 19841024

Abstract of JP61101844

PURPOSE: To improve the efficiency of a multi-processor system without stopping a CPU in case of an intermittent faulty by stopping the CPU only when a fault detected by self-diagnosis is a fixed fault.
CONSTITUTION: CPUs 1, 2 of the multi-processor system are provided with self-diagnosis execution sections 11, 21, which are controlled by self-diagnosis control sections 12, 22 and the self-diagnostic result of the CPU 1, 2 is reported from the execution sections 11, 21 to the control sections 12, 22. Further, when the CPU1, 2 are in idle state, the control sections 12, 22 command the execution of self-diagnosis to the execution sections 11, 21, and after the end of self-diagnosis, when no fault exists, the sections 12, 22 make the sections 11, 21 execute the self-diagnosis until the idle state of the CPU 1, 2 is lost. When faulty, whether it is a fixed fault or an intermittent fault is discriminated by the sections 12, 22, and when fixed fault, the CPU 1, 2 are stopped and the fault is stored in fault detection storage sections 13, 23 and in case of the intermittent fault, the sections 11, 12 execute the self-diagnosis into the idle state.

Data supplied from the **esp@cenet** database - Worldwide